The technique dcircuit p;irtitiuning has hccii applied to standard ccll placement for many ycars. A fuLry-clustcrinp-b;ised algorithm 15 praposcd to obtain a hctter t~o -w a y arca-constrained partitioning for a partitionin@-oricntcd standard crll placement. Tlic proposed algorithm ha* testrd s c v x i l industrial cjrcuit hcnchmnrks. and ths expcrimcntal rraults have sho%n that the ;ilporithm obtain, 'I hcttcr parlitwninp than the traditional F-M ~leorithm 111~ri~ditc~i~111: In standard cell layout. the placement phase plays an important role in the automation of physical design. However. it is \\ell known that the placement problem has been proved to bc NP-hard [I]. Thus. the technique of circuit partitioning has been extensively proposed to develop a partitioning-oriented placement. I n general. owing to the constraint of time complexity. two-way mill-cut partitioning is always conzidered. In particular. the Fiduccia-Mattheyses IF-MI algorithm [2] is most often applied in tlie design of a standard cell placement [3. 41. I n Fig. I . two-way circuit partitioning is applied to a partitioning-oriented standard cell placement.
praposcd to obtain a hctter t~o -w a y arca-constrained partitioning for a partitionin@-oricntcd standard crll placement. Tlic proposed algorithm ha* testrd s c v x i l industrial cjrcuit hcnchmnrks. and ths expcrimcntal rraults have sho%n that the ;ilporithm obtain, 'I hcttcr parlitwninp than the traditional F-M ~leorithm 111~ri~ditc~i~111: In standard cell layout. the placement phase plays an important role in the automation of physical design. However. it is \\ell known that the placement problem has been proved to bc NP-hard [I] . Thus. the technique of circuit partitioning has been extensively proposed to develop a partitioning-oriented placement. I n general. owing to the constraint of time complexity. two-way mill-cut partitioning is always conzidered. In particular. the Fiduccia-Mattheyses IF-MI algorithm [2] is most often applied in tlie design of a standard cell placement [3. 41. I n Fig. I . two-way circuit partitioning is applied to a partitioning-oriented standard cell placement.
98211

Fig. 1 TII o-1vii!' cimiii pnrfifioiiiiig in (i ~~~i r i i i i~~i~i i i ,~-~i~i i~i i~~~i I
.sf~ti~i/iiriI < P / / pl~l~<~lll<~lll Fu7z?-clustcring algorithms [5] have been extemivcl? proposed for image processing and pattern recognition. Traditionally. based on the measure of geometrical distance, fuzzy-clustering algorithms will be applied to classify the image data on an image surface. I n this Letter we extend these fuzzy clustering algorithm to a graph structure and further solve circuit partitioning for standard cell placement.
For circuit partitioning in a partitioning-oricnted standard cell placement. first. a circuit netlist of standard cells will he transformed into an edge-weighted graph by a tree net model. Furthermore. based on the definition of the clustering distance on a graph structure. furzy graph clustering will be applied to obtain two groups of fuzzy memberships. Finally. according to these membcrships and the information of cell areas. all the standard cells in a circuit netlist will he partitioned into two subcircuit netlists with a given area constraint.
P r o h l m .fori~i~tI~ifioi~:
In standard cell layout. tlie height of each cell will he the same and the width of each cell inay be diffcrent. Therefore. the area of each cell may be different. In general. based on the area consideration of standard cell layout. full area-balanced partitioning is more suitable for partitioning-oriented standard cell placement. Honcver. owing to tlie area irregularity of standard cells and the assignment of feedthrough cells, area-coiistrained partitioning is more practical for partitioning-oriented standard cell placement. In t\*o-way area-constrained partitioning. based on the net and area distributions of standard cells. a lower bound a and a11 upper bound p of any partitioning area will bc estimated and given. where 0 9 a 9 0.5. 0.5 s p s I and a + p = I .
Hence. if a circuit netlist C is partitioned into two subcircuit netlists and C.. two-way area-constrained partitioning for a standard cell placement will be formulated as a partition (c',, C,) of C sucli that the cut of the partition IC,. C.) is minimised with where total-areaIC) is the sum of areas or all the standard cells in c'.
Fu~~~-cIiisf~~riiig-haserl partitiatling d~o r f f l i i n :
In general. a circuit netlist is mapped as a hypergraph. Thus, circuit partitioning will correspond to hypergraph partitioning. I t is well known that hypergraph partitioning is more difficult than graph partitioning. Hence. circuit partitioning is always solved by first transforming a hypergraph into a graph using a clique net model. that is. foi-any /)-pin hypcredge 1' > I . p ( p 1)'2 complete connections of / I pins will be generated in tlie mapped graph In general. based on thc connection of 1' pins. only 1. o I ) edges in a tree net modcl arc applied to maintain the connection of a p-pin hyperedge.
For a circuit netlist. we propose a tree net model to trnnsform a multiple-pin net into a tree connection and assume that the cut contribution in a tree representation of a net inus1 be obtained b> a n expected value of I . Thus. for two-uay partitioning of a /'-pin net. the number of distributions of11 pins is (2/' -21. Assume that any distribution of11 pins is uniform: hence. the probability of an) distribution o f p pins is l/(21 '-2) . If i of (p ~ I ) connections are broken to separate 11 pins into two different groups. the number of all the possible separations will be obtained as 2Cp I. Because the expected cut contribution of ii p-pin net in a tree represcntiition i h I, it is clcar that where wP is the edge weight of (11 I I coiinectioiis for a /)-pin net in : I tree net model.
Therefore. according to the previous equation. II.), sill be obtained as = ?.'(p-ll. By transforming all the hypercdgcs. il circuit netlist will he mapped by an edge-weighted graph. Hence. two-way circuit partitioning will he approximately obtained by two-way graph partitioning. I n this Letter. two further phases are applied to obtain a two-way area-constrained partitioning after the graph transformation.
In phase 1. according to the mapped edge-weighted graph G( I, ' . E). a related clustering graph G'l 1,". E') will be defined b? rnodifying all the edge weights as c',, = I/C,~. where I" = V. €' = € and c ' ,~ is the weight of the edge ( i . j ) . Furthermore. the clustering distance will be defined as follows: for any pair of vertices i a11d. titioning will be further obtained by searching all the area-constrained partitioning. As mentioned above, the fuzzy-clustering-based algorithm for circuit partitioning in a partitioning-oriented standard cell placement is as follows:
Step I : Map a circuit netlist C into a hypergraph H( V, Eh)
Step 2: Transform H( V, &) into an edge-weighted graph G( V, @ by a tree net model.
Step 3: ( I ) Initial an arbitrary two-way partitioning and establish a fuzzy matrix U. (2) Compute all the clustering distance d',! in G.
Step 4: ( I ) Step 5 (2) Generate two pairs of feasible area indices.
U , ) and (/>, u2) and the feasible partitioning index (!,U). (3) Find a two-way min-cut partitioning by searching all the feasible area-constrained partitioning according to the partitioning index (1. U ) and compute the partitioning cut.
€.\perinientul results:
The proposed fuzzy-clustering-based algorithm has been implemented using standard C language and on a SUN workstation under the Berkeley 4.2 UNIX operating system. In this implementation, the E value in this algorithm is assigned as For M C N C benchmarks in circuit partitioning, Table 1 shows the experimental results for two-way min-cut partitioning with a = 0.4 and ! 3 = 0.6. In this 
